Viterbi Decoder In Verilog

An efficient implementation of the Viterbi decoding algorithm in Verilog